

# MOSFET - Power, Single N-Channel, TOLL 80 V, 1.1 mΩ, 299 A NTBLS1D1N08X

#### **Features**

- Low Q<sub>RR</sub>, Soft Recovery Body Diode
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Q<sub>G</sub> and Capacitance to Minimize Driver Losses
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

#### **Applications**

- Synchronous Rectification (SR) in DC-DC and AC-DC
- Primary Switch in Isolated DC-DC Converter
- Motor Drives

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)


Parameter	Symbol	Value	Unit	
Drain-to-Source Voltage		V <sub>DSS</sub>	80	V
Gate-to-Source Voltage		V <sub>GS</sub>	±20	٧
Continuous Drain Current	T <sub>C</sub> = 25°C	I <sub>D</sub>	299	Α
	T <sub>C</sub> = 100°C		211	
Power Dissipation	T <sub>C</sub> = 25°C	$P_{D}$	197	W
Pulsed Drain Current	$T_C$ = 25°C, $t_p$ = 100 $\mu$ s	I <sub>DM</sub>	1925	Α
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	-55 to +175	°C
Continuous Source-Drain Current (Body Diode)		I <sub>S</sub>	332	Α
Single Pulse Avalanche Energy (I <sub>PK</sub> = 94 A)		E <sub>AS</sub>	441	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Surface mounted on FR4 board using a 1 in2, 1 oz. Cu pad
- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 3. EAS of 441 mJ is based on started  $T_J = 25^{\circ}C$ ,  $I_{AS} = 94$  A,  $V_{DD} = 64$  V,  $V_{GS} = 10$  V, 100% avalanche tested.

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX	
80 V	1.1 mΩ @ 10 V	299 A	

# **N-CHANNEL MOSFET**





H-PSOF8L CASE 100CU

#### **MARKING DIAGRAM**



A = Assembly Location

Y = Year WW = Work Week

ZZ = Assembly Lot Code1D1N08 = Specific Device Code

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTBLS1D1N08XTXG	H-PSOF8L (Pb-Free)	2000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

**Table 1. THERMAL CHARACTERISTICS** 

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-Case	$R_{ heta JC}$	0.76	°C/W
Thermal Resistance, Junction-to-Ambient	$R_{ heta JA}$	43	

# Table 2. ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
OFF CHARACTERISTICS	•		•			
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 1 mA, T <sub>J</sub> = 25°C	80			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	ΔV <sub>(BR)DSS</sub> / ΔT <sub>J</sub>	I <sub>D</sub> = 1 mA, Referenced to 25°C		33		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 80 V, T <sub>J</sub> = 25°C			1.0	μΑ
		V <sub>DS</sub> = 80 V, T <sub>J</sub> = 125°C			250	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> = 20 V, V <sub>DS</sub> = 0 V			100	nA
ON CHARACTERISTICS						
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 95 A, T <sub>J</sub> = 25°C		0.95	1.1	mΩ
		V <sub>GS</sub> = 6 V, I <sub>D</sub> = 47 A, T <sub>J</sub> = 25°C		1.4		
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{GS} = V_{DS}$ , $I_D = 475 \mu A$ , $T_J = 25^{\circ} C$	2.4		3.6	V
Gate Threshold Voltage Temperature Coefficient	$rac{\Delta V_{GS(th)}}{\Delta T_{J}}$	$V_{GS} = V_{DS}$ , $I_D = 475 \mu A$		-7		mV/°C
Forward Transconductance	9 <sub>FS</sub>	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 95 A		294		S
CHARGES, CAPACITANCES & GATE RE	SISTANCE					
Input Capacitance	C <sub>ISS</sub>	V <sub>DS</sub> = 40 V, V <sub>GS</sub> = 0 V, f = 1 MHz		8620		pF
Output Capacitance	C <sub>OSS</sub>			2460		
Reverse Transfer Capacitance	C <sub>RSS</sub>			37		
Output Charge	Q <sub>OSS</sub>			175		nC
Total Gate Charge	Q <sub>G(tot)</sub>	V <sub>DD</sub> = 40 V, I <sub>D</sub> = 95 A, V <sub>GS</sub> = 10 V		120		1
Threshold Gate Charge	Q <sub>G(th)</sub>	1		26		
Gate-to-Source Charge	$Q_{GS}$			40		
Gate-to-Drain Charge	$Q_{GD}$			19		
Gate Plateau Voltage	$V_{GP}$			4.7		V
Gate Resistance	R <sub>G</sub>	f = 1 MHz		0.67		Ω
SWITCHING CHARACTERISTICS						
Turn-On Delay Time	t <sub>d(on)</sub>	Resistive Load, V <sub>GS</sub> = 0/10 V,		22		ns
Rise Time	t <sub>r</sub>	$V_{DD} = 40 \text{ V}, I_D = 95 \text{ A}, R_G = 2.5 \Omega$		118		
Turn-Off Delay Time	t <sub>d(off)</sub>			40		
Fall Time	t <sub>f</sub>			152		
SOURCE-TO-DRAIN DIODE CHARACTE	ERISTICS					
Forward Diode Voltage	V <sub>SD</sub>	I <sub>S</sub> = 95 A, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 25°C		0.83	1.2	V
		I <sub>S</sub> = 95 A, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125°C		0.67		
Reverse Recovery Time	t <sub>rr</sub>	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 95 A		32		ns
Charge Time	t <sub>a</sub>	dl/dt = 1000 A/μs, V <sub>DD</sub> = 40 V		17		
Discharge Time	t <sub>b</sub>			15		
Reverse Recovery Charge	$Q_{RR}$			297		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### **TYPICAL CHARACTERISTICS**




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate Voltage




Figure 4. On-Resistance vs. Drain Current




Figure 5. Normalized On–Resistance vs. Junction Temperature




Figure 6. Drain Leakage Current vs. Drain Voltage

#### **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Characteristics




Figure 8. Gate Charge Characteristics




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Characteristics




Figure 11. Safe Operating Area (SOA)





Figure 12. Avalanche Current vs. Pulse Time (UIS)

#### **TYPICAL CHARACTERISTICS**



300 250 (E) 200 150 150 50 25 50 75 100 125 150 175 T<sub>C</sub>, Case Temperature (°C)

Figure 13. Gate Threshold Voltage vs. Junction Temperature

Figure 14. Maximum Current vs. Case Temperature




Figure 15. IDM vs. Pulse Width






Figure 16. Transient Thermal Response





# H-PSOF8L 11.68x9.80x2.30, 1.20P CASE 100CU

**DATE 30 JUL 2024** 



RECOMMENDATION \*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ONSEMI SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

#### NOTES:

HATCHED AREA

- 1. PACKAGE STANDARD REFERENCE: JEDEC MO-299, ISSUE B.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 3. "e" REPRESENTS THE TERMINAL PITCH.
- 4. THIS DIMENSION INCLUDES ENCAPSULATION THICKNESS "A1", AND PACKAGE BODY THICKNESS, BUT DOES NOT INCLUDE ATTACHED FEATURES, e.g., EXTERNAL OR CHIP CAPACITORS. AN INTEGRAL HEATSLUG IS NOT CONSIDERED AS ATTACHED FEATURE. 5. A VISUAL INDEX FEATURE MUST BE LOCATED WITHIN THE
- 6. DIMENSIONS b1,L1,L2 APPLY TO PLATED TERMINALS.
- 7. THE LOCATION AND SIZE OF EJECTOR MARKS ARE OPTIONAL.
  8. THE LOCATION AND NUMBER OF FUSED LEADS ARE OPTIONAL.

DIM	MIL	LIMETE	RS
	MIN.	NOM.	MAX.
Α	2.20	2.30	2.40
A1	1.70	1.80	1.90
b	0.70	0.80	0.90
b1	9.70	9.80	9.90
b2	0.35	0.45	0.55
С	0.40	0.50	0.60
D	10.28	10.38	10.48
D/2	5.09	5.19	5.29
D1	10.98	11.08	11.18
D2	3.20	3.30	3.40
D3	2.60	2.70	2.80
D4	4.45	4.55	4.65
D5	3.20	3.30	3.40
D6	0.55	0.65	0.75
E	9.80	9.90	10.00
E1	7.30	7.40	7.50
E2	0.30	0.40	0.50
E3	7.40	7.50	7.60
E4	8.20	8.30	8.40

DIM	MILLIMETERS			
Divi	MIN.	NOM.	MAX.	
E5	9.36	9.46	9.56	
E6	1.10	1.20	1.30	
E7	0.15	0.18	0.21	
е		1.20 BSC	;	
e/2	(	0.60 BSC	;	
Н	11.58	11.68	11.78	
H/2	5.74	5.84	5.94	
H1		7.15 BSC	;	
L	1.90	2.00	2.10	
L1	0.60	0.70	0.80	
L2	0.50	0.60	0.70	
L3	0.70	0.80	0.90	
θ	10° REF			
Θ1	10° REF			
aaa	0.20			
bbb	0.25			
ccc	0.20			
ddd	0.20			
eee	0.10			

### **GENERIC MARKING DIAGRAM\***

HEAT SLUG TERMINAL

Α = Assembly Location

**BOTTOM VIEW** 

D/2

= Year

L (8x)

(DATUM B)

WW = Work Week

= Assembly Lot Code XXXX = Specific Device Code

AYWWZZ XXXXXXX XXXXXXX

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON13813G	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	H-PSOF8L 11.68x9.80x2.30, 1.20P		PAGE 1 OF 1	

onsemi and ONSEMi, are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales